

## SECTION 8 ELECTRICAL SPECIFICATIONS

This section contains electrical specifications and associated timing information for the MC68010.

### 8.1 MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.3 to +7.0	V
Input Voltage	V <sub>in</sub>	-0.3 to +7.0	V
Operating Temperature Range MC68010 MC68010C	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> 0 to 70 -40 to 35	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>CC</sub>).

### 8.2 THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance Ceramic Plastic with Heat Spreader Type B Chip Carrier Type C Chip Carrier	θ <sub>JA</sub>	30 30 50 50	°C/W

### 8.3 POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

Where:

T<sub>A</sub> = Ambient Temperature, °C

θ<sub>JA</sub> = Package Thermal Resistance, Junction-to-Ambient, °C/W

P<sub>D</sub> = P<sub>INT</sub> + P<sub>I/O</sub>

P<sub>INT</sub> = I<sub>CC</sub> × V<sub>CC</sub>, Watts — Chip Internal Power

P<sub>I/O</sub> = Power Dissipation on Input and Output Pins — User Determined

For most applications P<sub>I/O</sub> < P<sub>INT</sub> and can be neglected.

An approximate relationship between P<sub>D</sub> and T<sub>J</sub> (if P<sub>I/O</sub> is neglected) is:

$$P_D = K + (T_J + 273^\circ\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = T_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P<sub>D</sub> (at equilibrium) for a known T<sub>A</sub>. Using this value of K the values of P<sub>D</sub> and T<sub>J</sub> can be obtained by solving equations (1) and (2) iteratively for any value of T<sub>A</sub>.

The curve shown in Figure 8-1 gives the graphic solution to these equations for the specification power dissipation of 1.50 and 1.75 watts over the ambient temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  using a  $\theta_{JA}$  of  $45^{\circ}\text{C}/\text{W}$  for the ceramic (L suffix) package.




Figure 8-1. MC68010 Power Dissipation ( $P_D$ ) vs Ambient Temperature ( $T_A$ )

#### 8.4 DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = 5.0 \text{ Vdc} \pm 5\%$ ;  $V_{SS} = 0 \text{ Vdc}$ ;  $T_A = T_L$  to  $T_H$ ; see Figures 8-2, 8-3, and 8-4)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	$V_{IH}$	2.0	$V_{CC}$	V
Input Low Voltage	$V_{IL}$	$V_{SS} - 0.3$	0.8	V
Input Leakage Current @ 5.25 V	$I_{in}$	—	2.5 20	$\mu\text{A}$
Three-State (Off State) Input Current @ 2.4 V/0.4 V	$I_{TSI}$	—	20	$\mu\text{A}$
Output High Voltage ( $I_{OH} = -400 \mu\text{A}$ )	$V_{OH}$	$V_{CC} - 0.75$ 2.4	—	V
Output Low Voltage ( $I_{OL} = 1.6 \text{ mA}$ ) ( $I_{OL} = 3.2 \text{ mA}$ ) ( $I_{OL} = 5.0 \text{ mA}$ ) ( $I_{OL} = 5.3 \text{ mA}$ )	$V_{OL}$	—	0.5 0.5 0.5 0.5	V
Power Dissipation (See Section 9) ***	$P_D$	—	—	W
Capacitance ( $V_{in} = 0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ ; Frequency = 1 MHz) ****	$C_{in}$	—	20.0	pF

\* With external pullup resistor of  $1.1 \text{ k}\Omega$ .

\*\* Without external pullup resistor.

\*\*\* During normal operation instantaneous  $V_{CC}$  current requirements may be as high as 1.5 A.

\*\*\*\* Capacitance is periodically sampled rather than 100% tested.




Figure 8-2. RESET Test Load




Figure 8-3. HALT Test Load




Figure 8-4. Test Loads

### 8.5 AC ELECTRICAL SPECIFICATIONS – CLOCK INPUT (See Figure 8-5)

Characteristic	Symbol	8 MHz		10 MHz		12.5 MHz		Unit
		Min	Max	Min	Max	Min	Max	
Frequency of Operation	f	2.0	8.0	2.0	10.0	4.0	12.5	MHz
Cycle Time	$t_{cyc}$	125	500	100	500	80	250	ns
Clock Pulse Width	$t_{CL}$	55	250	45	250	35	125	ns
	$t_{CH}$	55	250	45	250	35	125	
Rise and Fall Times	$t_{Cr}$	—	10	—	10	—	5	ns
	$t_{Cf}$	—	10	—	10	—	5	




Figure 8-5. Clock Input Timing Diagram

## 8.6 AC ELECTRICAL SPECIFICATIONS – READ AND WRITE CYCLES

(VCC= 5.0 Vdc ± 5%; VSS=0 Vdc; TA = TL to TH; see Figures 8-6 and 8-7)

Num.	Characteristic	Symbol	8 MHz		10 MHz		12.5 MHz		Unit
			Min	Max	Min	Max	Min	Max	
1	Clock Period	t <sub>cyc</sub>	125	500	100	500	80	250	ns
2	Clock Width Low	t <sub>CL</sub>	55	250	45	250	35	125	ns
3	Clock Width High	t <sub>CH</sub>	55	250	45	250	35	125	ns
4	Clock Fall Time	t <sub>cf</sub>	–	10	–	10	–	5	ns
5	Clock Rise Time	t <sub>Cr</sub>	–	10	–	10	–	5	ns
6	Clock Low to Address Valid	t <sub>CLAV</sub>	–	70	–	55	–	55	ns
6A	Clock High to FC Valid	t <sub>CHFCV</sub>	–	70	–	60	–	55	ns
7	Clock High to Address Data High Impedance (Maximum)	t <sub>CHAZx</sub>	–	80	–	70	–	60	ns
8	Clock High to Address/FC Invalid (Minimum)	t <sub>CHAZn</sub>	0	–	0	–	0	–	ns
9 <sup>1</sup>	Clock High to $\overline{AS}$ , $\overline{DS}$ Low (Maximum)	t <sub>CHSLx</sub>	–	60	–	55	–	55	ns
10	Clock High to $\overline{AS}$ , $\overline{DS}$ Low (Minimum)	t <sub>CHSLn</sub>	0	–	0	–	0	–	ns
11 <sup>2</sup>	Address Valid to $\overline{AS}$ , $\overline{DS}$ (Read) Low/ $\overline{AS}$ (Write)	t <sub>AVSL</sub>	30	–	20	–	0	–	ns
11A <sup>2</sup>	FC Valid to $\overline{AS}$ , $\overline{DS}$ (Read) Low/ $\overline{AS}$ (Write)	t <sub>FCVSL</sub>	60	–	50	–	40	–	ns
12 <sup>1</sup>	Clock Low to $\overline{AS}$ , $\overline{DS}$ High	t <sub>CLSH</sub>	–	70	–	55	–	50	ns
13 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to Address/FC Invalid	t <sub>SHAZ</sub>	30	–	20	–	10	–	ns
14 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ Width Low (Read)/ $\overline{AS}$ (Write)	t <sub>SL</sub>	240	–	195	–	160	–	ns
14A <sup>2</sup>	$\overline{DS}$ Width Low (Write)	–	115	–	95	–	80	–	ns
15 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ Width High	t <sub>SH</sub>	150	–	105	–	65	–	ns
16	Clock High to $\overline{AS}$ , $\overline{DS}$ High Impedance	t <sub>CHSZ</sub>	–	80	–	70	–	60	ns
17 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to R/W High	t <sub>SHRH</sub>	40	–	20	–	10	–	ns
18 <sup>1</sup>	Clock High to R/ $\overline{W}$ High (Maximum)	t <sub>CHRHx</sub>	–	70	–	60	–	60	ns
19	Clock High to R/ $\overline{W}$ High (Minimum)	t <sub>CHRHn</sub>	0	–	0	–	0	–	ns
20 <sup>1</sup>	Clock High to R/ $\overline{W}$ Low	t <sub>CHRL</sub>	–	70	–	60	–	60	ns
20A <sup>2</sup>	$\overline{AS}$ Low to R/ $\overline{W}$ Valid	t <sub>ASRV</sub>	–	20	–	20	–	20	ns
21 <sup>2</sup>	Address Valid to R/ $\overline{W}$ Low	t <sub>AVRL</sub>	20	–	0	–	0	–	ns
21A <sup>2</sup>	FC Valid to R/ $\overline{W}$ Low	t <sub>FCVRL</sub>	60	–	50	–	30	–	ns
22 <sup>2</sup>	R/ $\overline{W}$ Low to $\overline{DS}$ Low (Write)	t <sub>RLSL</sub>	80	–	50	–	30	–	ns
23	Clock Low to Data Out Valid	t <sub>CLDO</sub>	–	70	–	55	–	55	ns
24	Clock High to R/ $\overline{W}$ , VMA High Impedance	t <sub>CHRZ</sub>	–	80	–	70	–	60	ns
25 <sup>2</sup>	$\overline{DS}$ High to Data Out Invalid	t <sub>SHDO</sub>	30	–	20	–	15	–	ns
26 <sup>2</sup>	Data Out Valid to $\overline{DS}$ Low (Write)	t <sub>DQSL</sub>	30	–	20	–	15	–	ns
27 <sup>5</sup>	Data In to Clock Low (Setup Time)	t <sub>DICL</sub>	15	–	10	–	10	–	ns
27A	Late $\overline{BERR}$ Low to Clock Low (Setup Time)	t <sub>BELCL</sub>	45	–	45	–	45	–	ns
28 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to DTACK High	t <sub>SHDAH</sub>	0	245	0	190	0	150	ns
29	$\overline{DS}$ High to Data Invalid (Hold Time)	t <sub>SHDI</sub>	0	–	0	–	0	–	ns
30	$\overline{AS}$ , $\overline{DS}$ High to $\overline{BERR}$ High	t <sub>SHBEH</sub>	0	–	0	–	0	–	ns
31 <sup>2,5</sup>	DTACK Low to Data Valid (Setup Time)	t <sub>DALDI</sub>	–	90	–	65	–	50	ns
32	HALT and RESET Input Transition Time	t <sub>RHr, f</sub>	0	200	0	200	0	200	ns
33	Clock High to $\overline{BG}$ Low	t <sub>CHGL</sub>	–	70	–	60	–	50	ns
34	Clock High to $\overline{BG}$ High	t <sub>CHGH</sub>	–	70	–	60	–	50	ns
35	$\overline{BR}$ Low to $\overline{BG}$ Low	t <sub>BRLGL</sub>	1.5	3.5	1.5	3.5	1.5	3.5	Clk. Per.
36	$\overline{BR}$ High to $\overline{BG}$ High	t <sub>BRHGH</sub>	1.5	3.5	1.5	3.5	1.5	3.5	Clk. Per.
37	$\overline{BGACK}$ Low to $\overline{BG}$ High	t <sub>GALGH</sub>	1.5	3.0	1.5	3.0	1.5	3.0	Clk. Per.

– Continued

## 8.6 AC ELECTRICAL SPECIFICATIONS – READ AND WRITE CYCLES (Continued)

(V<sub>CC</sub>=5.0 Vdc ± 5%; V<sub>SS</sub>=0 Vdc; T<sub>A</sub>=T<sub>L</sub> to T<sub>H</sub>; see Figures 8-6 and 8-7)

Num.	Characteristic	Symbol	8 MHz		10 MHz		12.5 MHz		Unit
			Min	Max	Min	Max	Min	Max	
37A	$\overline{BGACK}$ Low to $\overline{BR}$ High (to Prevent Rearbitration)	t <sub>BGKBR</sub>	20	–	20	–	20	–	ns
38	$\overline{BG}$ Low to Bus High Impedance (with $\overline{AS}$ High)	t <sub>GLZ</sub>	–	80	–	70	–	60	ns
39	$\overline{BG}$ Width High	t <sub>GH</sub>	1.5	–	1.5	–	1.5	–	Clk. Per.
40	Clock Low to $\overline{VMA}$ Low	t <sub>CLVML</sub>	–	70	–	70	–	70	ns
41	Clock Low to E Transition	t <sub>CLC</sub>	–	70	–	55	–	45	ns
42	E Output Rise and Fall Time	t <sub>Er, f</sub>	–	25	–	25	–	25	ns
43	$\overline{VMA}$ Low to E High	t <sub>VMLEH</sub>	200	–	150	–	90	–	ns
44	$\overline{AS}$ , $\overline{DS}$ High to $\overline{VPA}$ High	t <sub>SHVPH</sub>	0	120	0	90	0	70	ns
45	E Low to Address/ $\overline{VMA}$ /FC Invalid	t <sub>ELAI</sub>	30	–	10	–	10	–	ns
46	$\overline{BGACK}$ Width	t <sub>BGL</sub>	1.5	–	1.5	–	1.5	–	Clk. Per.
47 <sup>b</sup>	Asynchronous Input Setup Time	t <sub>ASI</sub>	20	–	20	–	20	–	ns
48 <sup>2,3</sup>	$\overline{DTACK}$ Low to $\overline{BERR}$ Low	t <sub>DALBEL</sub>	–	80	–	55	–	35	ns
49	E Low to $\overline{AS}$ , $\overline{DS}$ Invalid	t <sub>ELSI</sub>	–80	–	–80	–	–80	–	ns
50	E Width High	t <sub>EH</sub>	450	–	350	–	280	–	ns
51	E Width Low	t <sub>EL</sub>	700	–	550	–	440	–	ns
52	E Extended Rise Time	t <sub>CEHX</sub>	–	80	–	80	–	80	ns
53	Data Hold from Clock High	t <sub>CHDO</sub>	0	–	0	–	0	–	ns
54	Data Hold from E Low (Write)	t <sub>ELDOZ</sub>	30	–	20	–	15	–	ns
55	R/ $\overline{W}$ to Data Bus Impedance Change	t <sub>RLDO</sub>	30	–	20	–	10	–	ns
56 <sup>4</sup>	HALT/RESET Pulse Width	t <sub>HRPW</sub>	10	–	10	–	10	–	Clk. Per.

### NOTES:


- For a loading capacitance of less than or equal to 50 picofarads, subtract 5 nanoseconds from the values given in these columns.
- Actual value depends on clock period.
- In the absence of  $\overline{DTACK}$ ,  $\overline{BERR}$  is an asynchronous input using the asynchronous input setup time (#47).
- For power up, the MPU must be held in RESET state for 100 ms to allow stabilization of on-chip circuitry. After the system is powered up, #56 refers to the minimum pulse width required to reset the system.
- If the asynchronous setup time (#47) requirements are satisfied, the  $\overline{DTACK}$ -low to data setup time (#31) and  $\overline{DTACK}$ -low to  $\overline{BERR}$ -low setup time (#48) requirements can be ignored. The data must only satisfy the data-in to clock-low setup time (#27) for the following clock cycle,  $\overline{BERR}$  must only satisfy the late- $\overline{BERR}$ -low to clock-low setup time (#27A) for the following clock cycle.

Timing diagrams (Figures 8-6 and 8-7) are located on foldout pages 1 and 2 at the end of this document.

**8.7 AC ELECTRICAL SPECIFICATIONS – MC68010 TO M6800 PERIPHERAL CYCLES**  
 (V<sub>CC</sub>=5.0 Vdc ±5%, V<sub>SS</sub>=0 Vdc, T<sub>A</sub>=T<sub>L</sub> to T<sub>H</sub>, refer to Figures 8-8 and 8-9)

Num.	Characteristic	Symbol	8 MHz		10 MHz		12.5 MHz		Unit
			Min	Max	Min	Max	Min	Max	
23	Clock Low to Data Out Valid	t <sub>CLDO</sub>	–	70	–	55	–	55	ns
24	Clock High to R/W, VMA High Impedance	t <sub>CHRZ</sub>	–	80	–	70	–	60	ns
27	Data In to Clock Low (Setup Time)	t <sub>DI<sub>CL</sub></sub>	15	–	10	–	10	–	ns
40	Clock Low to VMA Low	t <sub>CLVML</sub>	–	70	–	70	–	70	ns
41	Clock Low to E Transition	t <sub>CLC</sub>	–	70	–	55	–	45	ns
42	E Output Rise and Fall Time	t <sub>Er, Ef</sub>	–	25	–	25	–	25	ns
43	VMA Low to E High	t <sub>VMLEH</sub>	200	–	150	–	90	–	ns
44	AS, DS High to VPA High	t <sub>SHVPH</sub>	0	120	0	90	0	70	ns
45	E Low to Address/VMA/FC Invalid	t <sub>ELAI</sub>	30	–	10	–	10	–	ns
47	Asynchronous Input Setup Time	t <sub>AS1</sub>	20	–	20	–	20	–	ns
49	E Low to AS, DS Invalid	t <sub>ELSI</sub>	–80	–	–80	–	–80	–	ns
50	E Width High	t <sub>EH</sub>	450	–	350	–	280	–	ns
51	E Width Low	t <sub>EL</sub>	700	–	550	–	440	–	ns
52	E Extended Rise Time	t <sub>CIEHX</sub>	–	80	–	80	–	80	ns
54	Data Hold from E Low (Write)	t <sub>ELDOZ</sub>	30	–	20	–	15	–	ns

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.



**Figure 8-8. MC68010 to M6800 Peripheral Timing Diagram – Best Case**





Figure 8-9. MC68010 to M6800 Peripheral Timing Diagram — Worst Case

## 8.8 AC ELECTRICAL SPECIFICATIONS – BUS ARBITRATION

( $V_{CC}=5.0\text{ Vdc} \pm 5\%$ ;  $V_{SS}=0\text{ Vdc}$ ;  $T_A=T_L$  to  $T_H$ ; see Figure 8-10)

Num.	Characteristic	Symbol	8 MHz		10 MHz		12.5 MHz		Unit
			Min	Max	Min	Max	Min	Max	
33	Clock High to $\overline{BG}$ Low	$t_{CHGL}$	–	70	–	60	–	50	ns
34	Clock High to $\overline{BG}$ High	$t_{CHGH}$	–	70	–	60	–	50	ns
35	$\overline{BR}$ Low to $\overline{BG}$ Low	$t_{BRLGL}$	1.5	3.5	1.5	3.5	1.5	3.5	Clk. Per.
36	$\overline{BR}$ High to $\overline{BG}$ High	$t_{BRHGH}$	1.5	3.5	1.5	3.5	1.5	3.5	Clk. Per.
37	$\overline{BGACK}$ Low to $\overline{BG}$ High	$t_{GALGH}$	1.5	3.0	1.5	3.0	1.5	3.0	Clk. Per.
37A	$\overline{BGACK}$ Low to $\overline{BR}$ High (to Prevent Rearbitration)	$t_{BGKBR}$	20	–	20	–	20	–	ns
38	$\overline{BG}$ Low to Bus High Impedance (with AS High)	$t_{GLZ}$	–	80	–	70	–	60	ns
39	$\overline{BG}$ Width High	$t_{GH}$	1.5	–	1.5	–	1.5	–	Clk. Per.
46	$\overline{BGACK}$ Width	$t_{BGL}$	1.5	–	1.5	–	1.5	–	Clk. Per.

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.



### NOTES:

1. Setup time for the asynchronous inputs  $\overline{BERR}$ ,  $\overline{BGACK}$ ,  $\overline{Bi}$ ,  $\overline{DTACK}$ ,  $\overline{IPL0-IPL2}$ , and  $\overline{VPA}$  guarantees their recognition at the next falling edge of the clock.
2. Waveform measurements for all inputs and outputs are specified at: logic high=2.0 volts, logic low=0.8 volts.

**Figure 8-10. Bus Arbitration Timing**